Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a4153d7e938e5da37e12bfc1d5cdff933c549081 / plat / xilinx / zynqmp / pm_service
  1. 9b0e63e zynqmp: Make MMIO write FW call synchronous by Soren Brinkmann · Tue Sep 06 16:29:07 2016 -0700
  2. 16427d1 zynqmp: Add support to provide silicon id through SMC by Siva Durga Prasad Paladugu · Wed Aug 24 11:45:47 2016 +0530
  3. 68d460c zynqmp: pm: Implemented pm API functions to load the bitstream into PL by Nava kishore Manne · Sat Aug 20 23:18:09 2016 +0530
  4. 33d3927 zynqmp: pm: adds new pm ID to sync with PMUFW ID numbers by Nava kishore Manne · Sat Aug 20 23:11:11 2016 +0530
  5. 4c0765a zynqmp: pm: Call set_wakeup_source for all wake devices on sys-suspend by Filip Drazic · Tue Jul 26 12:11:33 2016 +0200
  6. 35e99e2 zynqmp: pm: Add PM node IDs for GPU, PCIE, PCAP and RTC by Filip Drazic · Tue Jul 26 12:07:05 2016 +0200
  7. 0bd9d0c zynqmp: pm: Provide state argument to the pm_self_suspend API call by Filip Drazic · Wed Jul 20 17:17:39 2016 +0200
  8. 9b984be zynqmp: pm: Added NODE_IPI_RPU_0 node definition in pm_defs by Mirela Simonovic · Fri Jun 17 16:17:23 2016 +0200
  9. 7659a26 Introduce utils.h header file by Sandrine Bailleux · Tue Jul 05 09:55:03 2016 +0100
  10. 0ff06ce zynqmp: pm: Added NODE_IPI_APU slave node ID in pm_defs.h by Mirela Simonovic · Tue Jun 07 18:15:40 2016 +0200
  11. 2b78366 zynqmp: Add bakery_lock to protect APU_PWRCTRL register access by Stefan Krsmanovic · Fri May 20 15:51:09 2016 +0200
  12. c5e9f66 zynqmp: Put pm_secure_lock in coherent memory region by Stefan Krsmanovic · Fri May 20 15:51:08 2016 +0200
  13. c95ae09 zynqmp: pm: Implement pm_register_notifier PM API function by Anes Hadziahmetagic · Thu May 12 16:17:34 2016 +0200
  14. 92aee01 zynqmp: pm: Implemented 'get_op_characteristic' PM API call by Anes Hadziahmetagic · Thu May 12 16:17:30 2016 +0200
  15. 46c0dc1 zynqmp: pm: Removed double declaration of pm_ipi_send functions by Filip Drazic · Thu May 12 16:17:31 2016 +0200
  16. acff8a4 zynqmp: ipi: Consolidate IRQ #defines by Soren Brinkmann · Mon Apr 11 15:30:56 2016 -0700
  17. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · Sun Mar 06 20:16:27 2016 -0800