Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a2c88e2896fe412287c8da5a04de3badc9a6e1a1 / include / arch / aarch32 / el3_common_macros.S
  1. 11b9b49 refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3 by Arvind Ram Prakash · 1 year, 7 months ago
  2. 0824b45 feat(bl2): add support to separate no-loadable sections by Jiafei Pan · 2 years, 4 months ago
  3. b0d69e8 fix(pie): invalidate data cache in the entire image range if PIE is enabled by Zelalem Aweke · 2 years, 9 months ago
  4. 8ce3394 feat(trf): initialize trap settings of trace filter control registers access by Manish V Badarkhe · 3 years ago
  5. f7ee064 feat(sys_reg_trace): initialize trap settings of trace system registers access by Manish V Badarkhe · 3 years ago
  6. 514e59c Add PIE support for AARCH32 by Yann Gautier · 3 years, 9 months ago
  7. e57bce8 Avoid the use of linker *_SIZE__ macros by Yann Gautier · 3 years, 11 months ago
  8. f3a4c54 Add support for FEAT_MTPMU for Armv8.6 by Javier Almansa Sobrino · 3 years, 7 months ago
  9. c241b57 el3_entrypoint_common: avoid overwriting arg3 by Yann Gautier · 4 years, 5 months ago
  10. d2f21b8 Add missing support for BL2_AT_EL3 in XIP memory by Lionel Debieve · 5 years ago
  11. 9074dea AArch32: Disable Secure Cycle Counter by Alexei Fedorov · 4 years, 11 months ago
  12. 457c64e aarch32: Allow compiling with soft-float toolchain by Manish Pandey · 5 years ago
  13. 404184d Merge pull request #1831 from antonio-nino-diaz-arm/an/sccd by Antonio Niño Díaz · 5 years ago
  14. 078e66f plat/arm: Support for Cortex A5 in FVP Versatile Express platform by Usama Arif · 6 years ago
  15. 3fbd3f5 Disable processor Cycle Counting in Secure state by Antonio Nino Diaz · 5 years ago
  16. 8d1ade6 Reorganize architecture-dependent header files by Antonio Nino Diaz · 6 years ago[Renamed from include/common/aarch32/el3_common_macros.S]
  17. 0f3a004 Merge pull request #1731 from miyatsu/doc-fix-20181225 by Antonio Niño Díaz · 5 years ago