Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 88de3581ef60386e950017e99277020c1301bbcd / include / common / aarch64 / el3_common_macros.S
  1. 88de358 Merge pull request #841 from dp-arm/dp/debug-regs by danh-arm · Mon Feb 20 13:58:48 2017 +0000
  2. 595d0d5 Disable secure self-hosted debug via MDCR_EL3/SDCR by dp-arm · Wed Feb 08 11:51:50 2017 +0000
  3. 21362a9 Introduce unified API to zero memory by Douglas Raillard · Fri Dec 02 13:51:54 2016 +0000
  4. 441bfdd Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · Sun Dec 25 23:36:24 2016 +0900
  5. 5f55e28 Reset debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCR by David Cunado · Mon Oct 31 17:37:34 2016 +0000
  6. b9ff2fd Rearrange assembly helper macros by Soby Mathew · Fri Jul 08 15:26:35 2016 +0100[Renamed from include/common/el3_common_macros.S]
  7. 074e05a Enable SCR_EL3.SIF bit by Soby Mathew · Mon Apr 04 12:34:24 2016 +0100
  8. 632d6df Enable asynchronous abort exceptions during boot by Gerald Lejeune · Tue Mar 22 09:29:23 2016 +0100
  9. 1f21bcf Remove all non-configurable dead loops by Antonio Nino Diaz · Mon Feb 01 13:57:25 2016 +0000
  10. 4357b41 Initialize secondary CPUs during cold boot by Antonio Nino Diaz · Tue Feb 23 12:04:58 2016 +0000
  11. 7d19941 Remove dashes from image names: 'BL3-x' --> 'BL3x' by Juan Castillo · Mon Dec 14 09:35:25 2015 +0000
  12. a65be2f Add descriptor based image management support in BL1 by Yatharth Kochar · Fri Oct 09 18:06:13 2015 +0100
  13. e9c4a64 Make generic code work in presence of system caches by Achin Gupta · Fri Sep 11 16:03:13 2015 +0100
  14. eb3bbf1 PSCI: Add documentation and fix plat_is_my_cpu_primary() by Soby Mathew · Mon Jun 08 12:32:50 2015 +0100
  15. 3700a92 PSCI: Migrate TF to the new platform API and CM helpers by Soby Mathew · Mon Jul 13 11:21:11 2015 +0100
  16. 4534c64 Bug fix: Build time condition to relocate RW data by Sandrine Bailleux · Wed Jun 24 15:26:39 2015 +0100
  17. acde8b0 Rationalize reset handling code by Sandrine Bailleux · Tue May 19 11:54:45 2015 +0100