Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
85956b02b13d3b08981afa4d40fefcac5a343262
/
plat
/
xilinx
/
versal
/
include
/
platform_def.h
2a47faa
style(xilinx): replace ARM by Arm in copyrights
by Michal Simek
· Fri Apr 14 08:43:51 2023 +0200
a63b354
refactor(versal): move set wake src fn to common place
by Jay Buddhabhatti
· Tue Feb 28 02:22:02 2023 -0800
6a44ad0
refactor(xilinx): rename gic macros to make common
by Jay Buddhabhatti
· Tue Feb 28 01:23:04 2023 -0800
a0657d9
feat(versal): resolve the misra 10.1 warnings
by Venkatesh Yadav Abbarapu
· Wed Jul 20 09:03:22 2022 +0530
589afa5
fix(plat/xilinx/versal): resolve misra R7.2
by Abhyuday Godhasara
· Wed Aug 11 06:15:13 2021 -0700
abf6122
plat: xilinx: Error management support
by Shubhrajyoti Datta
· Wed Mar 17 23:01:17 2021 +0530
b16bada
xilinx: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:53:56 2019 -0600
9156ffd
xilinx: versal: PLM to ATF handover
by Venkatesh Yadav Abbarapu
· Wed Jan 22 21:23:20 2020 -0700
5aa76f9
versal: Increase OCM memory size for DEBUG builds
by Venkatesh Yadav Abbarapu
· Mon Nov 25 01:47:48 2019 -0700
54d1319
xilinx: versal: Add PSCI APIs for suspend/resume
by Tejas Patel
· Wed Feb 27 18:44:55 2019 +0530
0a2f9ad
plat: xilinx: versal: Move versal_def.h to include directory
by Tejas Patel
· Fri Dec 14 00:55:30 2018 -0800
e0f9063
Sanitise includes across codebase
by Antonio Nino Diaz
· Fri Dec 14 00:18:21 2018 +0000
fe4af66
arm64: versal: Add support for new Xilinx Versal ACAPs
by Siva Durga Prasad Paladugu
· Tue Sep 25 18:44:58 2018 +0530