Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 7f5654772d2950a6af97283550c08a2c1ff82373 / lib / cpus / aarch64 / cortex_a57.S
  1. 7672edf lib/cpus: Report AT speculative erratum workaround by Manish V Badarkhe · 4 years ago
  2. 5ee3abc cpus: higher performance non-cacheable load forwarding by Varun Wadekar · 6 years ago
  3. aa2c029 Cortex-A57: Implement workaround for erratum 817169 by Ambroise Vincent · 5 years ago
  4. 1b0db76 Cortex-A57: Implement workaround for erratum 814670 by Ambroise Vincent · 5 years ago
  5. e0f9063 Sanitise includes across codebase by Antonio Nino Diaz · 6 years ago
  6. bb0aa39 cpulib: Add ISBs or comment why they are unneeded by Dimitris Papastamos · 6 years ago
  7. ba51d9e Add support for dynamic mitigation for CVE-2018-3639 by Dimitris Papastamos · 6 years ago
  8. e6625ec Implement static workaround for CVE-2018-3639 by Dimitris Papastamos · 6 years ago
  9. 570c06a Rename symbols and files relating to CVE-2017-5715 by Dimitris Papastamos · 6 years ago
  10. 914757c Fixup `SMCCC_ARCH_FEATURES` semantics by Dimitris Papastamos · 6 years ago
  11. 858bd61 Print erratum application report for CVE-2017-5715 by Dimitris Papastamos · 6 years ago
  12. 446f7f1 Workaround for CVE-2017-5715 on Cortex A57 and A72 by Dimitris Papastamos · 7 years ago
  13. 0c9bd27 Cortex-A57: Implement workaround for erratum 859972 by Eleanor Bonnici · 7 years ago
  14. 41b61be CPU: Correct names of implementation-defined aux regs by Eleanor Bonnici · 7 years ago
  15. 1384a16 Unique names for defines in the CPU libraries by Varun Wadekar · 7 years ago
  16. fa3cf0b Use SPDX license identifiers by dp-arm · 7 years ago
  17. 3f13c35 Apply workaround for errata 813419 of Cortex-A57 by Antonio Nino Diaz · 7 years ago
  18. d5ec367 Report errata workaround status to console by Jeenu Viswambharan · 8 years ago
  19. ee5eb80 Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 8 years ago
  20. 6a72a91 bl31: Add error reporting registers by Naga Sureshkumar Relli · 8 years ago
  21. 143ef1a Add support for Cortex-A57 erratum 833471 workaround by Sandrine Bailleux · 8 years ago
  22. adcbd55 Add support for Cortex-A57 erratum 826977 workaround by Sandrine Bailleux · 8 years ago
  23. 48cbe85 Add support for Cortex-A57 erratum 829520 workaround by Sandrine Bailleux · 8 years ago
  24. c11116f Add support for Cortex-A57 erratum 828024 workaround by Sandrine Bailleux · 8 years ago
  25. a7e0c53 Add support for Cortex-A57 erratum 826974 workaround by Sandrine Bailleux · 8 years ago
  26. 6b28c57 Make cpu operations warning a VERBOSE print by Soby Mathew · 8 years ago
  27. f12a31d Cortex-Axx: Unconditionally apply CPU reset operations by Sandrine Bailleux · 8 years ago
  28. d481759 Disable non-temporal hint on Cortex-A53/57 by Sandrine Bailleux · 8 years ago
  29. a877c25 Add support to indicate size and end of assembly functions by Kévin Petit · 9 years ago
  30. b5a6304 Fix the Cortex-A57 reset handler register usage by Soby Mathew · 9 years ago
  31. 36433d1 Call reset handlers upon BL3-1 entry. by Yatharth Kochar · 10 years ago
  32. 937488b Optimize Cortex-A57 cluster power down sequence on Juno by Soby Mathew · 10 years ago
  33. 1604fa0 Optimize barrier usage during Cortex-A57 power down by Soby Mathew · 10 years ago
  34. c088433 Apply errata workarounds only when major/minor revisions match. by Soby Mathew · 10 years ago
  35. 42aa5eb Add support for level specific cache maintenance operations by Soby Mathew · 10 years ago
  36. 802f865 Add support for selected Cortex-A57 errata workarounds by Soby Mathew · 10 years ago
  37. 38b4bc9 Add CPU specific crash reporting handlers by Soby Mathew · 10 years ago
  38. 8e2f287 Add CPU specific power management operations by Soby Mathew · 10 years ago
  39. c704cbc Introduce framework for CPU specific operations by Soby Mathew · 10 years ago[Renamed (82%) from lib/aarch64/cpu_helpers.S]
  40. c61399b Merge pull request #191 from danh-arm/jc/tf-issues/218 by danh-arm · 10 years ago