Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
6eeadb3535827d02c2977e9d19358ae076270eef
/
drivers
/
marvell
/
ap807_clocks_init.c
c035d9d
ble: ap807: improve PLL configuration sequence
by Alex Leibovich
· 6 years ago
605162e
ble: ap807: clean-up PLL configuration sequence
by Alex Leibovich
· 6 years ago
a5d0627
plat: marvell: add support for PLL 2.2GHz mode
by Grzegorz Jaszczyk
· 6 years ago
e0f9063
Sanitise includes across codebase
by Antonio Nino Diaz
· 6 years ago
9a772df
ble: ap807: Switch to PLL mode and update CPU frequency
by Christine Gharzuzi
· 6 years ago