Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 6ec01e8661511bd444d08df46f17b2ce76067084 / docs / plat / xilinx-versal.rst
  1. 1d6d9dd docs(versal): fix the versal platform emu name by Venkatesh Yadav Abbarapu · Wed May 11 13:46:28 2022 +0530
  2. 9c3b77b feat(xilinx): add SPP/EMU platform support for versal by Venkatesh Yadav Abbarapu · Wed Apr 13 09:04:53 2022 +0530
  3. 82252a4 feat(plat/versal): add support for SLS mitigation by Venkatesh Yadav Abbarapu · Tue Jul 20 22:27:32 2021 -0600
  4. 17a12ce plat:xilinx:versal: Add JTAG DCC support by Venkatesh Yadav Abbarapu · Fri Nov 27 08:42:14 2020 -0700
  5. 9156ffd xilinx: versal: PLM to ATF handover by Venkatesh Yadav Abbarapu · Wed Jan 22 21:23:20 2020 -0700
  6. cbc9005 plat: xilinx: versal: Make silicon default build target by Siva Durga Prasad Paladugu · Wed Jul 10 16:15:19 2019 +0530
  7. f3653a6 doc: Reformat platform port documents by Paul Beesley · Wed May 22 11:22:44 2019 +0100[Renamed (90%) from docs/plat/xilinx-versal.md]
  8. fe4af66 arm64: versal: Add support for new Xilinx Versal ACAPs by Siva Durga Prasad Paladugu · Tue Sep 25 18:44:58 2018 +0530