Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 6ca19110a57e5c5d0138408ef08fca83f6cfd52a / docs / plat
  1. 56f596b Merge pull request #1005 from ldts/v1 by davidcunado-arm · Fri Jul 14 16:37:31 2017 +0100
  2. c8f29dd Merge pull request #1028 from vchong/bl32_optee_support_v2 by davidcunado-arm · Fri Jul 14 16:37:02 2017 +0100
  3. a29d9a6 Poplar: Initial commit for Poplar E-96Boards by Jorge Ramirez-Ortiz · Wed Jun 28 10:11:31 2017 +0200
  4. 9128768 hikey960: Add BL32 (OP-TEE) support by Victor Chong · Sun May 28 00:14:37 2017 +0900
  5. b9a8db2 hikey: Add BL32 (OP-TEE) support by Victor Chong · Sun May 28 00:14:25 2017 +0900
  6. 98eea37 hikey: Fix errors in doc by Victor Chong · Wed Jul 12 16:13:43 2017 +0900
  7. 1acb3e1 hikey960: Fix errors in doc by Victor Chong · Tue Jul 11 23:48:39 2017 +0900
  8. 001db04 Remove Markdown documentation by Douglas Raillard · Thu Jun 29 16:22:45 2017 +0100
  9. d7c21b7 Convert documentation to reStructuredText by Douglas Raillard · Wed Jun 28 15:23:03 2017 +0100
  10. 8c68813 Fix various small issues in the documentation by Douglas Raillard · Tue Jun 20 15:22:19 2017 +0100
  11. d9cf7bb uniphier: add TSP support by Masahiro Yamada · Mon May 15 13:00:00 2017 +0900
  12. 574388c uniphier: support Socionext UniPhier platform by Masahiro Yamada · Sat Sep 03 11:37:40 2016 +0900
  13. 78f8474 hikey960: add document by Haojian Zhuang · Thu Jun 01 16:46:41 2017 +0800
  14. 650e330 hikey: add hikey support by Haojian Zhuang · Wed May 24 09:36:49 2017 +0800
  15. 69ce101 Tegra: enable ECC/Parity protection for Cortex-A57 CPUs by Varun Wadekar · Thu May 12 13:43:33 2016 -0700
  16. d2014c6 Tegra: init normal/crash console for platforms by Varun Wadekar · Thu Oct 29 10:37:28 2015 +0530
  17. 6bb6246 Tegra: add tzdram_base to plat_params_from_bl2 struct by Varun Wadekar · Tue Oct 06 12:49:31 2015 +0530
  18. ac27f4f zynqmp: remove RESET_TO_BL31=1 from build instruction by Masahiro Yamada · Mon Feb 06 17:59:58 2017 +0900
  19. e4862e2 Merge pull request #651 from Xilinx/zynqmp_uart by danh-arm · Mon Jul 04 18:05:15 2016 +0100
  20. 99c0d7b zynqmp: Add option to select between Cadence UARTs by Soren Brinkmann · Fri Jun 10 09:57:14 2016 -0700
  21. bb272b4 Merge pull request #650 from Xilinx/zynqmp-updates by danh-arm · Wed Jun 15 15:57:02 2016 +0100
  22. 52c798e Add support for QEMU virt ARMv8-A target by Jens Wiklander · Mon Dec 07 14:37:10 2015 +0100
  23. ef8f559 zynqmp: FSBL->ATF handover by Michal Simek · Mon Jun 15 14:22:50 2015 +0200
  24. 4a9ca04 zynqmp: Revise memory configuration options by Soren Brinkmann · Thu Apr 14 10:27:00 2016 -0700
  25. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · Sun Mar 06 20:16:27 2016 -0800
  26. f3b823a docs: fix the command to compile BL31 on Tegra by Varun Wadekar · Sat Aug 01 11:14:32 2015 +0530
  27. e98a146 Tegra132: set TZDRAM_BASE to 0xF5C00000 by Varun Wadekar · Fri Jul 31 10:15:41 2015 +0530
  28. f5bd697 tlkd: delete 'NEED_BL32' build variable by Varun Wadekar · Fri Jul 24 18:00:33 2015 +0530
  29. 0f3baa0 Tegra: Support for Tegra's T132 platforms by Varun Wadekar · Thu Jul 16 11:36:33 2015 +0530
  30. 81b1383 Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · Fri Jul 03 16:31:28 2015 +0530
  31. 52a1598 Boot Trusted OS' on Tegra SoCs by Varun Wadekar · Fri Jun 05 12:57:27 2015 +0530
  32. b316e24 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · Tue May 19 16:48:04 2015 +0530