Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 650de4b899af0fd1811f875d47bd001cde0e893f / plat / nvidia / tegra / common / tegra_sip_calls.c
  1. 48fef88 Tegra: SiP: set GPU in reset after vpr resize by Jeetesh Burman · 7 years ago
  2. 0e07e45 Tegra: fix defects flagged by MISRA Rule 10.3 by Anthony Zhou · 7 years ago
  3. 4408e88 Tegra: common: fix defects flagged by MISRA scan by Anthony Zhou · 7 years ago
  4. 035f24b Tegra: sip_calls: fix defects flagged by MISRA scan by Anthony Zhou · 8 years ago
  5. e5bd345 Tegra: sip_calls: fix defects flagged by MISRA scan by Anthony Zhou · 8 years ago
  6. e0f9063 Sanitise includes across codebase by Antonio Nino Diaz · 6 years ago
  7. 5ac9d96 Fix pointer type mismatch of handlers by Masahiro Yamada · 7 years ago
  8. e363146 Fix order of remaining platform #includes by Isla Mitchell · 7 years ago
  9. a59a7c5 Tegra: memctrl: check GPU reset state from common place by Varun Wadekar · 8 years ago
  10. fa3cf0b Use SPDX license identifiers by dp-arm · 8 years ago
  11. 14f3957 Tegra186: Support AARCH32/64 encoding for MCE calls by Varun Wadekar · 8 years ago
  12. b4a7294 Tegra: Add support for fake system suspend by Vignesh Radhakrishnan · 8 years ago
  13. e0f3dfd Tegra: SiP: 64-bit address for Video Memory base by Harvey Hsieh · 8 years ago
  14. dc79930 Tegra: implement FIQ interrupt handler by Varun Wadekar · 9 years ago
  15. 2330edd Tegra: allow SiP smc calls from Secure World by Wayne Lin · 9 years ago
  16. 923d04a Tegra: handlers for common and SoC-specific SiP calls by Varun Wadekar · 9 years ago[Renamed (82%) from plat/nvidia/tegra/soc/t210/plat_sip_calls.c]
  17. 3acb2b0 Merge pull request #845 from vwadekar/tegra-changes-from-downstream-v1 by davidcunado-arm · 8 years ago