Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 60541b131dc8ab3deca4c9f24519cd4f36565e20 / plat / xilinx / zynqmp / tsp
  1. 45a2c9e Rework page table setup for varying number of mem regions by Daniel Boulby · Fri Jul 06 16:54:44 2018 +0100
  2. e363146 Fix order of remaining platform #includes by Isla Mitchell · Fri Jul 14 10:46:32 2017 +0100
  3. fa3cf0b Use SPDX license identifiers by dp-arm · Wed May 03 09:38:09 2017 +0100
  4. 0fac5af Move BL_COHERENT_RAM_BASE/END defines to common_def.h by Masahiro Yamada · Wed Dec 28 16:11:41 2016 +0900
  5. 51bef61 Use *_END instead of *_LIMIT for linker derived end addresses by Masahiro Yamada · Wed Jan 18 02:10:08 2017 +0900
  6. 493bf33 Fix incorrect copyright notices by Antonio Nino Diaz · Wed Dec 14 14:31:32 2016 +0000
  7. 6d1ba58 zynqmp: Separate code and rodata by Soren Brinkmann · Fri Jul 08 14:45:14 2016 -0700
  8. ecdc4d3 ARM platforms: Add support for SEPARATE_CODE_AND_RODATA by Sandrine Bailleux · Fri Jul 08 14:38:16 2016 +0100
  9. 4a1267a Introduce arm_setup_page_tables() function by Sandrine Bailleux · Wed May 18 16:11:47 2016 +0100
  10. 99c0d7b zynqmp: Add option to select between Cadence UARTs by Soren Brinkmann · Fri Jun 10 09:57:14 2016 -0700
  11. a47e0f5 zynqmp: Remove unused/redundant #includes by Soren Brinkmann · Mon Apr 11 13:26:41 2016 -0700
  12. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · Sun Mar 06 20:16:27 2016 -0800