Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
591f931bdba12d1f6b9f8cd52dc1d8979b0058c3
/
plat
/
xilinx
/
zynqmp
/
zynqmp_def.h
efd431b
zynqmp: Add wdt timeout restart functionality
by Siva Durga Prasad Paladugu
· Mon Apr 30 20:12:12 2018 +0530
b76656d
zynqmp: Fix EG/EV detection logic
by Siva Durga Prasad Paladugu
· Mon Mar 05 18:47:15 2018 +0530
83e3725
plat: zynqmp: Add support for CG/EG/EV device detection
by Siva Durga Prasad Paladugu
· Tue May 01 11:10:25 2018 +0530
b982d16
zynqmp: Fix CSU ID SVD mask fo getting chip ID
by Siva Durga Prasad Paladugu
· Tue Aug 01 10:23:19 2017 +0530
69fb5bf
zynqmp: pm: Minor corrections for MISRA compliance
by Jolly Shah
· Wed Feb 07 16:25:41 2018 -0800
393c0a2
zynqmp: pm: Add IOCTLs for global storage access
by Rajan Vaja
· Wed Jan 17 02:39:27 2018 -0800
d98455b
zynqmp: pm: Implement clock APIs
by Rajan Vaja
· Wed Jan 17 02:39:26 2018 -0800
aea41bb
zynqmp: pm: Implement IOCTL APIs for device control
by Rajan Vaja
· Wed Jan 17 02:39:24 2018 -0800
5529a01
zynqmp: pm: Implement IOCTL APIs for remoteproc
by Rajan Vaja
· Wed Jan 17 02:39:23 2018 -0800
0ac2be1
zynqmp: pm: Implement pin control APIs for get/set functions
by Rajan Vaja
· Wed Jan 17 02:39:21 2018 -0800
fa3cf0b
Use SPDX license identifiers
by dp-arm
· Wed May 03 09:38:09 2017 +0100
1209b26
zynqmp: Remove dead code
by Soren Brinkmann
· Wed Nov 16 15:50:14 2016 -0800
836418d
zynqmp: Fix UART1 base address
by Soren Brinkmann
· Fri May 27 08:56:53 2016 -0700
cfcb1a2
zynqmp: Do not alter system counter
by Soren Brinkmann
· Fri Sep 16 10:31:06 2016 -0700
cf4e714
zynqmp: Add RW access to L2ACTLR_EL1 and CPUACTLR_EL1
by Naga Sureshkumar Relli
· Fri Jul 01 12:46:43 2016 +0530
99c0d7b
zynqmp: Add option to select between Cadence UARTs
by Soren Brinkmann
· Fri Jun 10 09:57:14 2016 -0700
845cd5c
zynqmp: Reduce mapped memory area
by Soren Brinkmann
· Fri Apr 22 10:02:46 2016 -0700
ef8f559
zynqmp: FSBL->ATF handover
by Michal Simek
· Mon Jun 15 14:22:50 2015 +0200
b43d943
zynqmp: Introduce zynqmp_get_bootmode
by Soren Brinkmann
· Mon Apr 18 11:49:42 2016 -0700
4a9ca04
zynqmp: Revise memory configuration options
by Soren Brinkmann
· Thu Apr 14 10:27:00 2016 -0700
76fcae3
Add support for Xilinx Zynq UltraScale+ MPSOC
by Soren Brinkmann
· Sun Mar 06 20:16:27 2016 -0800