Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 54ec86a201498f06e437f41e4d091ad85eec87aa / plat / nvidia / tegra / soc
  1. e82e29c Implement plat_get_syscnt_freq2 on platforms by Antonio Nino Diaz · Thu May 19 10:00:28 2016 +0100
  2. 3c0087a Move `plat_get_syscnt_freq()` to arm_common.c by Yatharth Kochar · Thu Apr 14 14:49:37 2016 +0100
  3. a78bb1b Tegra: remove support for legacy platform APIs by Varun Wadekar · Fri Aug 07 10:03:00 2015 +0530
  4. 8b82fae Tegra: introduce per-soc system reset handler by Varun Wadekar · Mon Nov 09 17:39:28 2015 -0800
  5. 4e9c231 Tegra210: wait for 512 timer ticks before retention entry by Varun Wadekar · Fri Aug 21 15:56:02 2015 +0530
  6. e98a146 Tegra132: set TZDRAM_BASE to 0xF5C00000 by Varun Wadekar · Fri Jul 31 10:15:41 2015 +0530
  7. bc78744 Tegra210: enable WRAP to INCR burst type conversions by Varun Wadekar · Mon Jul 27 13:00:50 2015 +0530
  8. 0f3baa0 Tegra: Support for Tegra's T132 platforms by Varun Wadekar · Thu Jul 16 11:36:33 2015 +0530
  9. 254441d Tegra: implement per-SoC validate_power_state() handler by Varun Wadekar · Thu Jul 23 10:07:54 2015 +0530
  10. 5f4e643 Tegra: T210: include CPU files from SoC's platform.mk by Varun Wadekar · Tue Jul 21 11:53:35 2015 +0530
  11. d1b6150 Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs by Varun Wadekar · Thu Jul 16 09:46:28 2015 +0530
  12. 6cab707 Tegra210: lock PMC registers holding CPU vector addresses by Varun Wadekar · Thu Jul 16 11:58:19 2015 +0530
  13. 071b787 Tegra210: deassert CPU reset signals during power on by Varun Wadekar · Wed Jul 08 17:42:02 2015 +0530
  14. 81b1383 Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · Fri Jul 03 16:31:28 2015 +0530
  15. b316e24 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · Tue May 19 16:48:04 2015 +0530