Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 5339f6f7c58eb819398386ecfd86a7a857d2cd4d / plat / rockchip / rk3399 / drivers / m0 / src
  1. 00960ba rockchip/rk3399: Split M0 binary into two by Lin Huang · 7 years ago
  2. fa3cf0b Use SPDX license identifiers by dp-arm · 8 years ago
  3. 397046c rockchip: rk3399: Move DQS drive strength setting to M0 by Derek Basehore · 8 years ago
  4. b4bcc1d rockchip: Clean up header and referenced files by Xing Zheng · 8 years ago
  5. fc0552d rockchip: rk3399: Don't wait for vblank in M0 for ddrfreq by Derek Basehore · 8 years ago
  6. 2510366 rockchip: rk3399: restore PMU_CRU_GATEDIS_CON0 value after ddr dvfs by Lin Huang · 8 years ago
  7. 3b0eb7e rockchip: rk3399: check vop status when we wait dma finish flag by Lin Huang · 8 years ago
  8. e7c2422 rockchip: rk3399: add stopwatch functions to m0 by Lin Huang · 8 years ago
  9. 93280b7 rk3399: dram: use PMU M0 to do ddr frequency scaling by Xing Zheng · 8 years ago
  10. aae6be4 rockchip: update the raw read/write APIs for M0 by Xing Zheng · 8 years ago
  11. b400374 rockchip: add M0 source code and build system for RK3399 by Caesar Wang · 8 years ago