Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
52f8b01a030aa9bb0b7b492556545025db53093c
/
include
/
drivers
/
clk.h
52f8b01
feat(clk): add set_parent callback
by Ghennadi Procopciuc
· Mon Jun 03 09:16:41 2024 +0300
8aac307
feat(clk): add a minimal clock framework
by Gabriel Fernandez
· Tue Oct 13 09:36:25 2020 +0200