Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
477aef46a17b4e889fc4ebb90361fd7b45131b30
/
plat
/
intel
/
soc
/
agilex5
/
include
/
socfpga_plat_def.h
94f4418
Merge "feat(intel): restructure watchdog" into integration
by Manish Pandey
· 7 months ago
e8bffd9
Merge "feat(intel): increase bl2 size limit" into integration
by Manish Pandey
· 7 months ago
f6186b2
feat(intel): increase bl2 size limit
by Jit Loon Lim
· 9 months ago
6be3c34
fix(intel): revert sys counter to 400MHz
by Jit Loon Lim
· 10 months ago
6284537
feat(intel): restructure watchdog
by Sieu Mun Tang
· 1 year, 1 month ago
4c249f1
feat(intel): platform enablement for Agilex5 SoC FPGA
by Jit Loon Lim
· 1 year, 2 months ago