Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
340d04d52295a15b0c16ec200a4c1b96a5a81d91
/
plat
/
xilinx
/
versal
/
aarch64
9156ffd
xilinx: versal: PLM to ATF handover
by Venkatesh Yadav Abbarapu
· Wed Jan 22 21:23:20 2020 -0700
41dd096
plat: xilinx: versal: Dont set IOU switch clock
by Siva Durga Prasad Paladugu
· Tue Jun 25 17:48:27 2019 +0530
54d1319
xilinx: versal: Add PSCI APIs for suspend/resume
by Tejas Patel
· Wed Feb 27 18:44:55 2019 +0530
354fe57
xilinx: Add support to send PM API to PMC using IPI for versal
by Tejas Patel
· Fri Dec 14 00:55:37 2018 -0800
0a2f9ad
plat: xilinx: versal: Move versal_def.h to include directory
by Tejas Patel
· Fri Dec 14 00:55:30 2018 -0800
6940996
plat: xilinx: versal: Move versal_private.h to include directory
by Tejas Patel
· Fri Dec 14 00:55:29 2018 -0800
e0f9063
Sanitise includes across codebase
by Antonio Nino Diaz
· Fri Dec 14 00:18:21 2018 +0000
fe4af66
arm64: versal: Add support for new Xilinx Versal ACAPs
by Siva Durga Prasad Paladugu
· Tue Sep 25 18:44:58 2018 +0530