Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 30b05bc82680c84fbf7025b8c47499ba5722433b / plat / xilinx / zynqmp / tsp
  1. 45a2c9e Rework page table setup for varying number of mem regions by Daniel Boulby · 6 years ago
  2. e363146 Fix order of remaining platform #includes by Isla Mitchell · 7 years ago
  3. fa3cf0b Use SPDX license identifiers by dp-arm · 8 years ago
  4. 0fac5af Move BL_COHERENT_RAM_BASE/END defines to common_def.h by Masahiro Yamada · 8 years ago
  5. 51bef61 Use *_END instead of *_LIMIT for linker derived end addresses by Masahiro Yamada · 8 years ago
  6. 493bf33 Fix incorrect copyright notices by Antonio Nino Diaz · 8 years ago
  7. 6d1ba58 zynqmp: Separate code and rodata by Soren Brinkmann · 8 years ago
  8. ecdc4d3 ARM platforms: Add support for SEPARATE_CODE_AND_RODATA by Sandrine Bailleux · 8 years ago
  9. 4a1267a Introduce arm_setup_page_tables() function by Sandrine Bailleux · 8 years ago
  10. 99c0d7b zynqmp: Add option to select between Cadence UARTs by Soren Brinkmann · 8 years ago
  11. a47e0f5 zynqmp: Remove unused/redundant #includes by Soren Brinkmann · 9 years ago
  12. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · 9 years ago