Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 1e14122b9324cf2e05bf0479022099831170fe6c / plat
  1. d4acf20 Merge pull request #879 from Summer-ARM/sq/mt-support by davidcunado-arm · Tue Mar 28 18:15:20 2017 +0100
  2. 9c24a55 Tegra: memctrl_v2: fix logic to calculate TZRAM_ADDR_HI bits by Varun Wadekar · Tue Apr 26 11:14:46 2016 -0700
  3. 93c812f ARM platforms: Add support for MT bit in MPIDR by Summer Qin · Tue Feb 28 16:46:17 2017 +0000
  4. d97f9cf Merge pull request #873 from dp-arm/dp/makefile-reorg by davidcunado-arm · Mon Mar 27 11:44:05 2017 +0100
  5. b877615 Tegra186: implement support for System Suspend by Varun Wadekar · Thu Mar 03 13:52:52 2016 -0800
  6. 87e44ff Tegra186: memctrl_v2: restore video memory settings by Varun Wadekar · Thu Mar 03 13:22:39 2016 -0800
  7. 3c95993 Tegra186: smmu: driver for the smmu hardware block by Varun Wadekar · Thu Mar 03 13:09:08 2016 -0800
  8. d66ee54 Tegra186: implement quasi power off (SC8) state by Varun Wadekar · Mon Feb 29 10:24:30 2016 -0800
  9. e26a55a Tegra186: disable DCO operations for PSCI_CPU_OFF by Varun Wadekar · Fri Feb 26 11:09:21 2016 -0800
  10. cad7b08 Tegra186: register FIQ interrupt sources by Varun Wadekar · Mon Dec 28 18:12:59 2015 -0800
  11. 6c5b98f Tegra: memctrl_v2: set NO_OVERRIDE for APE clients by Varun Wadekar · Wed Feb 17 15:31:25 2016 -0800
  12. c9ac3e4 Tegra: memctrl_v2: implement MC txn override WAR by Varun Wadekar · Wed Feb 17 15:07:49 2016 -0800
  13. e60f1bf Tegra: memctrl_v2: check GPU state before VPR programming by Varun Wadekar · Wed Feb 17 10:10:50 2016 -0800
  14. de729d6 Tegra: memctrl_v2: no SID override for SCE block by Varun Wadekar · Wed Feb 17 10:01:28 2016 -0800
  15. 8964509 Tegra186: fix per-cpu wake times for CPU power states by Varun Wadekar · Tue Feb 09 14:55:44 2016 -0800
  16. a7c1ea7 Tegra186: add Video memory carveout settings by Varun Wadekar · Wed Feb 03 09:51:25 2016 -0800
  17. 4223657 Tegra186: support for C6/C7 CPU_SUSPEND states by Varun Wadekar · Mon Jan 18 19:03:19 2016 -0800
  18. 13e7dc4 Tegra: memctrl_v2: secure the on-chip TZSRAM memory by Varun Wadekar · Wed Dec 30 15:15:08 2015 -0800
  19. c2c3a2a Tegra186: support for the latest platform port handlers by Varun Wadekar · Fri Jan 08 17:38:51 2016 -0800
  20. 38020c9 Tegra186: implement prepare_system_reset handler by Varun Wadekar · Thu Jan 07 14:36:12 2016 -0800
  21. a64806a Tegra186: implement CPU_OFF handler by Varun Wadekar · Tue Jan 05 15:17:41 2016 -0800
  22. 20c9429 Tegra186: update SYSCNT_FREQ to 31.25MHz by Varun Wadekar · Mon Jan 04 10:57:45 2016 -0800
  23. 94d8532 Tegra186: relocate bl31.bin to the SYSRAM by Varun Wadekar · Mon Nov 30 12:05:04 2015 -0800
  24. 782c83d Tegra186: implement prepare_system_off handler by Varun Wadekar · Tue Mar 14 14:25:35 2017 -0700
  25. abd153c Tegra186: power on/off secondary CPUs by Varun Wadekar · Mon Sep 14 09:31:39 2015 +0530
  26. 59c3aa0 Tegra186: SiP calls to interact with the MCE driver by Varun Wadekar · Wed Sep 09 11:33:08 2015 +0530
  27. a0352ab Tegra186: mce: driver for the CPU complex power manager block by Varun Wadekar · Tue Mar 14 14:24:35 2017 -0700
  28. 921b906 Tegra186: platform support for Tegra "T186" SoC by Varun Wadekar · Tue Aug 25 17:03:14 2015 +0530
  29. cd5a2f5 Tegra: memctrl_v2: Memory Controller Driver (v2) by Varun Wadekar · Sun Sep 20 15:08:22 2015 +0530
  30. fc9b91e Tegra: public interfaces to get the chip's major/minor versions by Varun Wadekar · Fri Mar 10 09:53:37 2017 -0800
  31. 230011c Move plat/common source file definitions to generic Makefiles by dp-arm · Tue Mar 07 11:02:47 2017 +0000
  32. 1108fc6 plat/tegra: Enable Cortex-A53 erratum 855873 workaround by Andre Przywara · Mon Nov 07 10:53:14 2016 +0000
  33. bf7f2f0 plat/mediatek: Enable Cortex-A53 erratum 855873 workaround by Andre Przywara · Mon Nov 07 10:53:14 2016 +0000
  34. 00eefd9 Add workaround for ARM Cortex-A53 erratum 855873 by Andre Przywara · Thu Oct 06 16:54:53 2016 +0100
  35. f270d6b Merge pull request #861 from soby-mathew/sm/aarch32_fixes by davidcunado-arm · Sat Mar 18 12:16:27 2017 +0000
  36. c4364f6 Merge pull request #856 from antonio-nino-diaz-arm/an/dynamic-xlat by davidcunado-arm · Thu Mar 16 12:42:32 2017 +0000
  37. 719bf85 ARM platforms: Enable xlat tables lib v2 by Antonio Nino Diaz · Thu Feb 23 17:22:58 2017 +0000
  38. 3f13c35 Apply workaround for errata 813419 of Cortex-A57 by Antonio Nino Diaz · Fri Feb 24 11:39:22 2017 +0000
  39. 4ef91f1 Simplify translation tables headers dependencies by Antonio Nino Diaz · Mon Feb 20 14:22:22 2017 +0000
  40. ed3c62b Tegra210: enable errata for Cortex-A57 and Cortex-A53 CPUs by Varun Wadekar · Mon Mar 06 09:15:15 2017 -0800
  41. 18e5bc4 Merge pull request #863 from vwadekar/tegra-changes-from-downstream-v4 by davidcunado-arm · Sat Mar 04 00:56:46 2017 +0000
  42. 87f0fa8 Merge pull request #854 from rockchip-linux/pm_plat by davidcunado-arm · Fri Mar 03 23:29:01 2017 +0000
  43. 3fb854f Tegra: enable SEPARATE_CODE_AND_RODATA build flag by Varun Wadekar · Tue Feb 28 08:23:59 2017 -0800
  44. 3ecb021 rockchip: Change the callback implement of power domain for rk3368 by tony.xie · Fri Mar 03 16:22:12 2017 +0800
  45. 20e9fef Tegra210: assert if afflvl0/1 have incorrect state-ids by Harvey Hsieh · Wed Dec 28 21:53:18 2016 +0800
  46. e0f3dfd Tegra: SiP: 64-bit address for Video Memory base by Harvey Hsieh · Tue Oct 11 18:59:52 2016 +0800
  47. 2c60b0a Tegra: increase ADDR_SPACE_SIZE to 35 bits by Steven Kao · Thu Nov 24 19:24:37 2016 +0800
  48. 777baa5 Tegra: init the console only if the platform supports it by Damon Duan · Mon Nov 07 19:37:50 2016 +0800
  49. 1edb882 Tegra210: new TZDRAM base address by Varun Wadekar · Thu Sep 01 14:59:32 2016 -0700
  50. dba8007 Tegra210: set core power state during cluster power down by Varun Wadekar · Thu Sep 01 14:56:17 2016 -0700
  51. 14eaede Tegra: calculate proper power state for affinity levels by Varun Wadekar · Thu Sep 01 14:51:59 2016 -0700
  52. bfc6605 Tegra: fix logic to calculate GICD_ISPENDR register address by Varun Wadekar · Tue Aug 23 14:01:19 2016 -0700
  53. a2c6be6 Tegra: uninit and re-init console across System Suspend by Varun Wadekar · Mon Aug 01 22:16:21 2016 -0700
  54. 28dcc21 Tegra: support for silicon/simulation platforms by Varun Wadekar · Wed Jul 20 10:28:51 2016 -0700
  55. 50d768d AArch32: Enable override of plat_set_my_stack/plat_get_my_stack by Soby Mathew · Tue Feb 14 10:21:55 2017 +0000
  56. 422d51c rockchip: plat_pm.c: Change callbacks implement for our SOCs. by tony.xie · Wed Mar 01 11:05:17 2017 +0800
  57. f2aa1be Tegra: per-soc `get_target_pwr_state` handler by Varun Wadekar · Tue Jun 07 12:00:06 2016 -0700
  58. b41a414 Tegra: relocate BL32 image to TZDRAM memory by Varun Wadekar · Mon May 23 15:56:14 2016 -0700
  59. d22d4ad Tegra: get BL31 arguments from previous bootloader by Varun Wadekar · Mon May 23 11:41:07 2016 -0700
  60. 197a75f Tegra: return BL32 entry point info if it is valid by Varun Wadekar · Mon Jun 06 10:46:28 2016 -0700
  61. 5118b53 Tegra: configure TZDRAM fence during early setup by Varun Wadekar · Sat Jun 04 22:08:50 2016 -0700
  62. d5f578a Tegra: restore TZRAM settings on "System Resume" by Varun Wadekar · Wed Jun 01 19:34:37 2016 -0700
  63. 69ce101 Tegra: enable ECC/Parity protection for Cortex-A57 CPUs by Varun Wadekar · Thu May 12 13:43:33 2016 -0700
  64. c6c386d Tegra: GIC: differentiate between FIQs targeted towards EL3/S-EL1 by Varun Wadekar · Fri May 20 16:21:22 2016 -0700
  65. dc79930 Tegra: implement FIQ interrupt handler by Varun Wadekar · Mon Dec 28 16:36:42 2015 -0800
  66. b7b4575 Tegra: GIC: enable FIQ interrupt handling by Varun Wadekar · Mon Dec 28 14:55:41 2015 -0800
  67. 2497539 Tegra: implement common handler `plat_get_target_pwr_state()` by Varun Wadekar · Thu May 05 14:13:30 2016 -0700
  68. 25e658e Tegra: include platform_def.h to access UART macros by Varun Wadekar · Tue Apr 26 11:38:38 2016 -0700
  69. 2330edd Tegra: allow SiP smc calls from Secure World by Wayne Lin · Thu Mar 31 13:49:09 2016 -0700
  70. 3f0a8ad Tegra: handler for per-soc early setup by Varun Wadekar · Mon Mar 28 15:56:47 2016 -0700
  71. 1ec441e Tegra: relocate code to BL31_BASE during cold boot by Varun Wadekar · Thu Mar 24 15:34:24 2016 -0700
  72. 79fa1a4 Tegra: Disable A57/A53 cache non-temporal hints by Varun Wadekar · Mon Mar 21 11:18:40 2016 -0700
  73. e8f7e1d Merge pull request #835 from rockchip-linux/rk3399-atf-cleanup-20170210 by davidcunado-arm · Mon Feb 27 15:25:45 2017 +0000
  74. d81abf1 rockchip: rk3399: enable secure accessing for SRAM by Xing Zheng · Tue Feb 14 18:03:20 2017 +0800
  75. be2a895 rockchip: rk3399: Use tFC value instead of tRFC value by Derek Basehore · Thu Feb 09 22:08:48 2017 -0800
  76. b07dfeb rockchip: rk3399: Fix CAS latency setting by Derek Basehore · Thu Feb 09 22:02:42 2017 -0800
  77. 035d6d6 rockchip: rk3399: disable training modules after DDR DFS by Xing Zheng · Thu Feb 09 14:51:38 2017 +0800
  78. 397046c rockchip: rk3399: Move DQS drive strength setting to M0 by Derek Basehore · Wed Feb 01 18:09:13 2017 -0800
  79. b734ba5 rockchip: rk3399: Remove dram dfs optimization by Derek Basehore · Tue Jan 31 16:37:01 2017 -0800
  80. 04c74b9 rockchip: rk3399: Save and restore RX_CAL_DQS values by Derek Basehore · Tue Jan 31 00:20:19 2017 -0800
  81. 84afaaf rockchip: Add MIN() and MAX() macros back to M0 code by Julius Werner · Mon Jan 30 18:26:07 2017 -0800
  82. f585246 rockchip: Clean up M0 Makefile, clarify float-abi by Julius Werner · Mon Jan 30 16:13:21 2017 -0800
  83. 22a9871 rockchip: rk3399: Clean up and seprate secure parts from SoC codes by Xing Zheng · Fri Feb 24 14:56:41 2017 +0800
  84. c39aacd rockchip: rk3399: sperate the BL31 parameters for sharing by Xing Zheng · Thu Dec 22 18:34:14 2016 +0800
  85. 5e1e48f rockchip: rk3399: configure the DDR secure region for BL31 image by Xing Zheng · Fri Feb 24 14:47:51 2017 +0800
  86. b4bcc1d rockchip: Clean up header and referenced files by Xing Zheng · Fri Feb 24 16:26:11 2017 +0800
  87. fc0552d rockchip: rk3399: Don't wait for vblank in M0 for ddrfreq by Derek Basehore · Mon Jan 09 15:38:57 2017 -0800
  88. 2510366 rockchip: rk3399: restore PMU_CRU_GATEDIS_CON0 value after ddr dvfs by Lin Huang · Fri Dec 30 11:50:01 2016 +0800
  89. 8140b7d rockchip: rk3399: fix PMU_CRU_GATEDIS_CON0 setting error by Lin Huang · Fri Dec 30 13:53:25 2016 +0800
  90. 61230b0 FIXUP: rockchip: rk3399: fix the incorrect bit during m0_init by Xing Zheng · Tue Dec 20 20:44:41 2016 +0800
  91. b4a7676 rockchip: rk3399: improve the m0 enable flow by Lin Huang · Mon Dec 12 15:18:08 2016 +0800
  92. 3b0eb7e rockchip: rk3399: check vop status when we wait dma finish flag by Lin Huang · Thu Dec 01 16:55:05 2016 +0800
  93. e7c2422 rockchip: rk3399: add stopwatch functions to m0 by Lin Huang · Wed Nov 30 16:57:08 2016 +0800
  94. 52512c2 rockchip: rk3399: dram: set all ddr frequency pll_postdiv values to 0 by Lin Huang · Thu Dec 15 15:08:47 2016 +0800
  95. dc8e82e rockchip: rk3399: enable CA training when do ddr dfs by Lin Huang · Fri Dec 16 13:59:07 2016 +0800
  96. c8e5c78 rockchip: rk3399: fix hang in ddr set rate by Derek Basehore · Fri Feb 24 14:33:03 2017 +0800
  97. 0e8909d rockchip: rk3399: Enable per CS training at 666MHz by Derek Basehore · Wed Nov 09 18:28:19 2016 -0800
  98. e13bc54 rockchip: rk3399: add support for ddrfreq suspend/resume by Derek Basehore · Fri Feb 24 14:31:36 2017 +0800
  99. 93280b7 rk3399: dram: use PMU M0 to do ddr frequency scaling by Xing Zheng · Wed Oct 26 21:25:26 2016 +0800
  100. b9be54b rockchip/rk3399: Cleanup platform.mk file by Derek Basehore · Thu Oct 20 16:19:22 2016 -0700