Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 1ab3140d8f5fcb4a9d35079c397ec2b36a6bdc09 / plat / nvidia / tegra / soc / t210 / plat_psci_handlers.c
  1. 66231d1 Tegra: enable 'signed-comparison' compilation warning/errors by Varun Wadekar · 7 years ago
  2. fa3cf0b Use SPDX license identifiers by dp-arm · 7 years ago
  3. b91b5fc Tegra210: implement 'get_target_pwr_state' handler by Varun Wadekar · 7 years ago
  4. 20e9fef Tegra210: assert if afflvl0/1 have incorrect state-ids by Harvey Hsieh · 8 years ago
  5. dba8007 Tegra210: set core power state during cluster power down by Varun Wadekar · 8 years ago
  6. 6eec6d6 Tegra: allow individual SoCs to restore their settings by Varun Wadekar · 8 years ago
  7. 6077dce Tegra: enable PSCI extended state ID processing by Varun Wadekar · 9 years ago
  8. a78bb1b Tegra: remove support for legacy platform APIs by Varun Wadekar · 9 years ago
  9. 8b82fae Tegra: introduce per-soc system reset handler by Varun Wadekar · 9 years ago
  10. bc78744 Tegra210: enable WRAP to INCR burst type conversions by Varun Wadekar · 9 years ago
  11. 254441d Tegra: implement per-SoC validate_power_state() handler by Varun Wadekar · 9 years ago
  12. 071b787 Tegra210: deassert CPU reset signals during power on by Varun Wadekar · 9 years ago
  13. 81b1383 Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · 9 years ago
  14. b316e24 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · 9 years ago