blob: b8eaa7a6f87a3c18178392fc45c541b3e5c76419 [file] [log] [blame]
Varun Wadekar921b9062015-08-25 17:03:14 +05301#
Varun Wadekar3c959932016-03-03 13:09:08 -08002# Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
Varun Wadekar921b9062015-08-25 17:03:14 +05303#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are met:
6#
7# Redistributions of source code must retain the above copyright notice, this
8# list of conditions and the following disclaimer.
9#
10# Redistributions in binary form must reproduce the above copyright notice,
11# this list of conditions and the following disclaimer in the documentation
12# and/or other materials provided with the distribution.
13#
14# Neither the name of ARM nor the names of its contributors may be used
15# to endorse or promote products derived from this software without specific
16# prior written permission.
17#
18# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28# POSSIBILITY OF SUCH DAMAGE.
29#
30
31# platform configs
32ENABLE_NS_L2_CPUECTRL_RW_ACCESS := 1
33$(eval $(call add_define,ENABLE_NS_L2_CPUECTRL_RW_ACCESS))
34
Varun Wadekara0f26972016-03-11 17:18:51 -080035ENABLE_ROC_FOR_ORDERING_CLIENT_REQUESTS := 1
36$(eval $(call add_define,ENABLE_ROC_FOR_ORDERING_CLIENT_REQUESTS))
37
Varun Wadekar921b9062015-08-25 17:03:14 +053038# platform settings
Varun Wadekar94d85322015-11-30 12:05:04 -080039TZDRAM_BASE := 0x30000000
Varun Wadekar921b9062015-08-25 17:03:14 +053040$(eval $(call add_define,TZDRAM_BASE))
41
42PLATFORM_CLUSTER_COUNT := 2
43$(eval $(call add_define,PLATFORM_CLUSTER_COUNT))
44
45PLATFORM_MAX_CPUS_PER_CLUSTER := 4
46$(eval $(call add_define,PLATFORM_MAX_CPUS_PER_CLUSTER))
47
Varun Wadekara0f26972016-03-11 17:18:51 -080048MAX_XLAT_TABLES := 16
Varun Wadekar921b9062015-08-25 17:03:14 +053049$(eval $(call add_define,MAX_XLAT_TABLES))
50
Varun Wadekara0f26972016-03-11 17:18:51 -080051MAX_MMAP_REGIONS := 16
Varun Wadekar921b9062015-08-25 17:03:14 +053052$(eval $(call add_define,MAX_MMAP_REGIONS))
53
54# platform files
55PLAT_INCLUDES += -I${SOC_DIR}/drivers/include
56
57BL31_SOURCES += lib/cpus/aarch64/denver.S \
58 lib/cpus/aarch64/cortex_a57.S \
59 ${COMMON_DIR}/drivers/memctrl/memctrl_v2.c \
Varun Wadekara0352ab2017-03-14 14:24:35 -070060 ${SOC_DIR}/drivers/mce/mce.c \
61 ${SOC_DIR}/drivers/mce/ari.c \
62 ${SOC_DIR}/drivers/mce/nvg.c \
63 ${SOC_DIR}/drivers/mce/aarch64/nvg_helpers.S \
Varun Wadekar3c959932016-03-03 13:09:08 -080064 ${SOC_DIR}/drivers/smmu/smmu.c \
Varun Wadekar921b9062015-08-25 17:03:14 +053065 ${SOC_DIR}/plat_psci_handlers.c \
66 ${SOC_DIR}/plat_setup.c \
67 ${SOC_DIR}/plat_secondary.c \
68 ${SOC_DIR}/plat_sip_calls.c