blob: ec3f48ea28f55098212cf537ff3096a86239c1ed [file] [log] [blame]
Antonio Nino Diazc41f2062017-10-24 10:07:35 +01001/*
Antonio Nino Diaz2ac9a442018-05-23 11:40:46 +01002 * Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
Antonio Nino Diazc41f2062017-10-24 10:07:35 +01003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef SPM_PRIVATE_H
8#define SPM_PRIVATE_H
Antonio Nino Diazc41f2062017-10-24 10:07:35 +01009
10#include <context.h>
11
12/*******************************************************************************
13 * Constants that allow assembler code to preserve callee-saved registers of the
14 * C runtime context while performing a security state switch.
15 ******************************************************************************/
16#define SP_C_RT_CTX_X19 0x0
17#define SP_C_RT_CTX_X20 0x8
18#define SP_C_RT_CTX_X21 0x10
19#define SP_C_RT_CTX_X22 0x18
20#define SP_C_RT_CTX_X23 0x20
21#define SP_C_RT_CTX_X24 0x28
22#define SP_C_RT_CTX_X25 0x30
23#define SP_C_RT_CTX_X26 0x38
24#define SP_C_RT_CTX_X27 0x40
25#define SP_C_RT_CTX_X28 0x48
26#define SP_C_RT_CTX_X29 0x50
27#define SP_C_RT_CTX_X30 0x58
28
29#define SP_C_RT_CTX_SIZE 0x60
30#define SP_C_RT_CTX_ENTRIES (SP_C_RT_CTX_SIZE >> DWORD_SHIFT)
31
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010032#ifndef __ASSEMBLY__
33
Antonio Nino Diaz496f54d2018-01-08 09:59:33 +000034#include <spinlock.h>
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010035#include <stdint.h>
36#include <xlat_tables_v2.h>
37
Antonio Nino Diazda50cd02018-06-15 16:21:01 +010038typedef enum sp_state {
Antonio Nino Diazc4f27522018-05-23 09:09:41 +010039 SP_STATE_RESET = 0,
40 SP_STATE_IDLE,
41 SP_STATE_BUSY
42} sp_state_t;
43
Antonio Nino Diaz28759312018-05-22 16:26:48 +010044typedef struct sp_context {
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010045 uint64_t c_rt_ctx;
46 cpu_context_t cpu_ctx;
Antonio Nino Diaz2ac9a442018-05-23 11:40:46 +010047 xlat_ctx_t *xlat_ctx_handle;
Antonio Nino Diazc4f27522018-05-23 09:09:41 +010048
49 sp_state_t state;
50 spinlock_t state_lock;
Antonio Nino Diaz28759312018-05-22 16:26:48 +010051} sp_context_t;
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010052
Antonio Nino Diaz2ac9a442018-05-23 11:40:46 +010053/* Assembly helpers */
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010054uint64_t spm_secure_partition_enter(uint64_t *c_rt_ctx);
55void __dead2 spm_secure_partition_exit(uint64_t c_rt_ctx, uint64_t ret);
Antonio Nino Diaz2ac9a442018-05-23 11:40:46 +010056
Antonio Nino Diaz28759312018-05-22 16:26:48 +010057void spm_sp_setup(sp_context_t *sp_ctx);
Antonio Nino Diaz2ac9a442018-05-23 11:40:46 +010058
Antonio Nino Diaz7b28b542018-05-22 16:45:35 +010059xlat_ctx_t *spm_get_sp_xlat_context(void);
60
Antonio Nino Diaz28759312018-05-22 16:26:48 +010061int32_t spm_memory_attributes_get_smc_handler(sp_context_t *sp_ctx,
Antonio Nino Diaz7b28b542018-05-22 16:45:35 +010062 uintptr_t base_va);
Antonio Nino Diaz28759312018-05-22 16:26:48 +010063int spm_memory_attributes_set_smc_handler(sp_context_t *sp_ctx,
Antonio Nino Diaz7b28b542018-05-22 16:45:35 +010064 u_register_t page_address,
65 u_register_t pages_count,
66 u_register_t smc_attributes);
67
Antonio Nino Diazc41f2062017-10-24 10:07:35 +010068#endif /* __ASSEMBLY__ */
69
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +000070#endif /* SPM_PRIVATE_H */