Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 7927fa0389dbdec1188d0b3980fd7940403e367a / . / include / lib / cpus / aarch64 / cortex_a55.h
blob: 5db0f008f116214bde3ad0a97248939122fa2a96 [file] [log] [blame]
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]1/*
Antonio Nino Diaz5e79cfe2019-02-11 13:34:15 +0000[diff] [blame]2 * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000[diff] [blame]7#ifndef CORTEX_A55_H
8#define CORTEX_A55_H
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]9
Antonio Nino Diaz5e79cfe2019-02-11 13:34:15 +0000[diff] [blame]10#include <lib/utils_def.h>
11
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]12/* Cortex-A55 MIDR for revision 0 */
Antonio Nino Diaz5e79cfe2019-02-11 13:34:15 +0000[diff] [blame]13#define CORTEX_A55_MIDR U(0x410fd050)
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]14
15/*******************************************************************************
16 * CPU Extended Control register specific definitions.
17 ******************************************************************************/
Antonio Nino Diaz5e79cfe2019-02-11 13:34:15 +0000[diff] [blame]18#define CORTEX_A55_CPUPWRCTLR_EL1 S3_0_C15_C2_7
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]19#define CORTEX_A55_CPUECTLR_EL1 S3_0_C15_C1_4
20
Ambroise Vincent7927fa02019-02-21 16:20:43 +0000[diff] [blame^]21/*******************************************************************************
22 * CPU Auxiliary Control register specific definitions.
23 ******************************************************************************/
24#define CORTEX_A55_CPUACTLR_EL1 S3_0_C15_C1_0
25
26#define CORTEX_A55_CPUACTLR_EL1_DISABLE_DUAL_ISSUE (ULL(1) << 31)
27
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]28/* Definitions of register field mask in CORTEX_A55_CPUPWRCTLR_EL1 */
Antonio Nino Diaz5e79cfe2019-02-11 13:34:15 +0000[diff] [blame]29#define CORTEX_A55_CORE_PWRDN_EN_MASK U(0x1)
David Wang805c2c72016-11-09 16:29:02 +0000[diff] [blame]30
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000[diff] [blame]31#endif /* CORTEX_A55_H */