Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / f9b32c18ab11da2f1fbbe677bea391523f079ad1 / . / docs / resources / diagrams
tree: 45981fb632f8f906efff60544ab8a73459f75621 [path history] [tgz]
  1. draw.io/
  2. plantuml/
  3. default_reset_code.png
  4. fwu_flow.png
  5. fwu_states.png
  6. int_handling.dia
  7. Makefile
  8. non-sec-int-handling.png
  9. psci-suspend-sequence.png
  10. reset_code_flow.dia
  11. reset_code_no_boot_type_check.png
  12. reset_code_no_checks.png
  13. reset_code_no_cpu_check.png
  14. romlib_design.dia
  15. romlib_design.png
  16. romlib_wrapper.dia
  17. romlib_wrapper.png
  18. rt-svc-descs-layout.png
  19. sec-int-handling.png
  20. secure_sw_stack_sp.png
  21. secure_sw_stack_tos.png
  22. xlat_align.dia
  23. xlat_align.png