commit | 023116da91be8bc04ad102f2a6be993302b0deb8 | [log] [tgz] |
---|---|---|
author | Tejas Patel <tejas.patel@xilinx.com> | Tue Jan 08 01:46:41 2019 -0800 |
committer | Jolly Shah <jolly.shah@xilinx.com> | Wed Jan 15 11:02:14 2020 -0800 |
tree | 4b90d4661e413e89ac2515aed5e4a9e5178cb4d9 | |
parent | 1f56fb1d6f7b125920d5d0e518f7a73f3fb3b102 [diff] |
xilinx: versal: Implement PLL related PM APIs Implement below PLL related APIs: - Set PLL parameter - Get PLL parameter - Set PLL mode - Get PLL mode Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I37749d05cdb73641d32da120d319cf36df97c73f